Analysis of Vedic Multiplier for Conventional CMOS and Complementary Pass Transistor Logic (CPL) Logics

Article Sidebar

View Abstract PDF download PDF View PDF
DOI https://doi.org/10.18090/samriddhi.v12iS3.21
Published Nov 30, 2020
DOI https://doi.org/10.18090/samriddhi.v12iS3.21

Main Article Content

S. Nagaraj
Department of ECE, SVCET, RVS NAGAR, Chittoor, AP, India;
K. Venkatramana Reddy
Department of ECE, SVCET, RVS NAGAR, Chittoor, AP, India;
P. Anil Kumar
Department of ECE, MTIET, Palamaner, Chittoor, AP, India

Abstract

In this work we have designed and analyzed Vedic Multiplier for conventional CMOS and Complementary Pass Transistor Logic (CPL). Vedic Multiplier is designed for 4-bit and 8-bit using conventional CMOS gates and CPL gates. Their Speed, Area and Power is analyzed and compared. The design is implemented using HSPICE for 180nm Technology.

Downloads

Download data is not yet available.

Article Details

How to Cite
Nagaraj, S., Reddy, K., & Kumar, P. (2020). Analysis of Vedic Multiplier for Conventional CMOS and Complementary Pass Transistor Logic (CPL) Logics. SAMRIDDHI : A Journal of Physical Sciences, Engineering and Technology, 12(SUP 3), 94-98. https://doi.org/10.18090/samriddhi.v12iS3.21
Issue
Vol 12 No SUP 3 (2020): SAMRIDDHI: A Journal of Physical Sciences, Engineering and Technology
Section
Research Article
Creative Commons License

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.