Nagaraj S, Reddy K, Kumar P. Analysis of Vedic Multiplier for Conventional CMOS and Complementary Pass Transistor Logic (CPL) Logics. sms [Internet]. 30Nov.2020 [cited 17Jun.2025];12(SUP 3):94-8. Available from: https://smsjournals.com/index.php/SAMRIDDHI/article/view/2208