Nagaraj, S., K. Reddy, and P. Kumar. “Analysis of Vedic Multiplier for Conventional CMOS and Complementary Pass Transistor Logic (CPL) Logics”. SAMRIDDHI : A Journal of Physical Sciences, Engineering and Technology 12, no. SUP 3 (November 30, 2020): 94-98. Accessed June 17, 2025. https://smsjournals.com/index.php/SAMRIDDHI/article/view/2208.