Nagaraj, S., K. Reddy, and P. Kumar. “Analysis of Vedic Multiplier for Conventional CMOS and Complementary Pass Transistor Logic (CPL) Logics”. SAMRIDDHI : A Journal of Physical Sciences, Engineering and Technology, Vol. 12, no. SUP 3, Nov. 2020, pp. 94-98, doi:10.18090/samriddhi.v12iS3.21.