S. Nagaraj, K. Reddy, and P. Kumar, “Analysis of Vedic Multiplier for Conventional CMOS and Complementary Pass Transistor Logic (CPL) Logics”, sms, vol. 12, no. SUP 3, pp. 94-98, Nov. 2020.