R. Singh and A. Sharma, “Low Power CMOS Dynamic Latch Comparator using 0.18μm Technology”, sms, vol. 3, no. 02, pp. 87-90, Dec. 2012.