Nagaraj, S., Reddy, K. and Kumar, P. (2020) “Analysis of Vedic Multiplier for Conventional CMOS and Complementary Pass Transistor Logic (CPL) Logics”, SAMRIDDHI : A Journal of Physical Sciences, Engineering and Technology, 12(SUP 3), pp. 94-98. doi: 10.18090/samriddhi.v12iS3.21.