NAGARAJ, S.; REDDY, K.; KUMAR, P. Analysis of Vedic Multiplier for Conventional CMOS and Complementary Pass Transistor Logic (CPL) Logics. SAMRIDDHI : A Journal of Physical Sciences, Engineering and Technology, v. 12, n. SUP 3, p. 94-98, 30 nov. 2020.