Nagaraj, S., Reddy, K., & Kumar, P. (2020). Analysis of Vedic Multiplier for Conventional CMOS and Complementary Pass Transistor Logic (CPL) Logics. SAMRIDDHI : A Journal of Physical Sciences, Engineering and Technology, 12(SUP 3), 94-98. https://doi.org/10.18090/samriddhi.v12iS3.21