Nagaraj, S.; Reddy, K.; Kumar, P. Analysis of Vedic Multiplier for Conventional CMOS and Complementary Pass Transistor Logic (CPL) Logics. sms 2020, 12, 94-98.