Nagaraj, S., Reddy, K. and Kumar, P. 2020. Analysis of Vedic Multiplier for Conventional CMOS and Complementary Pass Transistor Logic (CPL) Logics. SAMRIDDHI : A Journal of Physical Sciences, Engineering and Technology. 12, SUP 3 (Nov. 2020), 94-98. DOI:https://doi.org/10.18090/samriddhi.v12iS3.21.