Singh, R. and Sharma, A. 2012. Low Power CMOS Dynamic Latch Comparator using 0.18μm Technology. SAMRIDDHI : A Journal of Physical Sciences, Engineering and Technology. 3, 02 (Dec. 2012), 87-90. DOI:https://doi.org/10.18090/samriddhi.v3i2.1618.