

Speed Optimization of Image Processing Application using FPGA Based Multi-Processor System on Chip

Indrayani Patle^{1*}, Pankaj B. Thote², Abhishek Junghare³, Chandrakant Rathore⁴, Christie Anil Joseph⁵

^{1,*} Deptt. of Electrical Engineering, S. B. Jain Institute of Technology, Management & Research, Nagpur, India; e-mail: indrayanipatle@sbjit.edu.in

²⁻⁵ Deptt. of Electrical Engineering, S. B. Jain Institute of Technology, Management & Research, Nagpur, India.

ABSTRACT

Speed optimized embedded devices with low power consumption are demand of today's world. Now a day's, these devices are used in complex application such as cryptographic algorithm, digital signal processing, image processing etc. Multiprocessor based systems are faster as compared with single processor based systems because it performs multiple tasks in parallel fashion. Hence, Field Programmable Gate Array (FPGA) based Multi-Processor System on Chip (MPSoC) can be an efficient option for speed optimization.

This paper presents work on speed optimization of image processing application in hardware setting using efficient and fast FPGA based MPSoC. The multiprocessor environment was developed using MicroBlaze soft-core processor with Xilinx sparten-3e starter board. Edge detection being fundamental need of image processing, hence SOBEL edge detection algorithm was implemented on single processor based environment as well as on developed MPSoC. To estimate the actual time of processing, software profiling was done which showed FPGA based MPSoC reduces overhead on master processor & hence improvement in computational speed was observed as compared to single processor environment.

Keywords: MPSoC, FPGA, MICRO-BLAZE, SOBEL, Edge Detection, Soft-Core Processor.

SAMRIDDHI : A Journal of Physical Sciences, Engineering and Technology, (2021); DOI : 10.18090/samriddhi.v13spli02.8

INTRODUCTION

Today's high-performance computing applications like image processing, Audio/Video signal processing, cryptography application demands high speed & low power consumption. Such applications need faster, flexible, configurable & better energy efficiency embedded systems. FPGA based soft core processors are advantageous for designing such embedded system as they are flexible, can be customized for any application, technology independent.

Software implementation is not much useful but real time hardware system on chip is more efficient for image processing application [1], [2]. Efficient hardware of any image processing application is possible in FPGA, FPGA memory can hold image processing algorithm to process image of any size [3], [4]. Implementation time can be improved by

Corresponding Author : Indrayani Patle, Deptt. of Electrical Engineering, S. B. Jain Institute of Technology, Management & Research, Nagpur, India; e-mail: indrayanipatle@sbjit.edu.in

How to cite this article : Patle, I., Junghare, A., Rathore, C., Joseph, C.A. (2021). Speed Optimization of Image Processing Application using FPGA Based Multi-Processor System on Chip.

SAMRIDDHI : A Journal of Physical Sciences, Engineering and Technology, Volume 13, Special Issue (2), 146-152.

Source of support : Nil

Conflict of interest : None

using software for generating hardware description language (HDL) from a high-level MATLAB description for particular algorithm [5], [6].

MPSoC architecture is an efficient option for speed optimization because it uses multiple processors for implementing any application [7], [8]. Real time processor, dedicated graphics core, programmable logic all are in single chip, which makes MPSoC as a high-performance processing system. Hence real time hardware simulation is possible using MPSoC based embedded system [9].

MPSoC is basically, many processor memory modules (PMM) available on single silicon chip with separate cache memory available for each processing element which are connected together by communication bus. [10].

The development phase of MPSoC environment includes following major steps:

1. Platform configuration
2. Code generation
3. Application development
4. Application mapping on to the platform
5. Debugging

According to the system architecture model, there are two types of MPSoC, Homogeneous and Heterogeneous. In the Homogeneous MPSoC, processors are of similar architecture but in Heterogeneous MPSoC same platform have different processor architectures.

In the proposed work, an environment for MPSoC using Micro-blaze soft core processor is developed. After developing the complete system, it is implemented on FPGA, Spartan-3eStarter board. Sobel Edge detection algorithm is implemented on MPSoC as well as Single processor based system on chip. Time analysis is performed for validation of results & comparison presented for both the environments.

MULTI-PROCESSORS SYSTEM ON CHIP

Multi-Processor

Two or more processor on a single chip which are used to implement any application are speed optimized [11]. Because in multiprocessor environment, there are many processor which divides task in parallel fashion, master processor is main processor and slave processor perform many tasks hence overheads on master reduces. Multiprocessor based environment can be developed on soft core processor.

Microblaze Soft-Core Processor

Internal structure of Xilinx Microblaze soft-core processor is shown in Figure 1[12].




Figure 1: Microblaze Soft-Core Processor Internal Structure

MicroBlaze processor has different buses like FSL (Fast Simplex Link, PLB (Processor Local Bus) Bridge. Eight input & eight output FSL interfaces are available in MicroBlaze Processor. FSL Bus signal in MicroBlaze processor is shown in figure 2.




Figure 2: FSL bus signal




Figure 3: FSL interlink

FSL_M represents for master processor end & FSL_S represents for slave processor end. Set of transfer macros putfsl (value, port no.) and getfsl (value, port no.) are used to send data to other processor by master. Value means data to be over FSL & FSL port used for communication is represented by port number. Figure 3 shows FSL interlink between master and slave processor. Basic embedded design flow is shown in figure 4 [13].




Figure 4: Basic embedded design flow

IMAGE PROCESSING APPLICATION

Edge Detection

Edge in any image means sharp changes in intensity of an image or a set of connected pixels that form a boundary between two disjoint regions. Edge detection means detection of outline, sharp changes or identifying any object [14]. Edge detection is important need of computer vision as it detects boundaries of any object.[15] Edge detection is fundamental need of image processing which is important in medical application like X-Ray, Tumor detection, satellite image, robotics vision like electric car, driverless car, face reorganization, figure print detection etc. Many researches show that, software implementation is not efficient for real time applications [16], [17]. Hence its hardware implementation is more efficient for real time applications [18], [19].

The Sobel edge detection method is simple & it provides approximation to gradient magnitude. Edges and their orientation can also be detected by Sobel Operator. Hence sobel edge detection is preferred.

Sobel edge detection algorithm detects edges of image very effective [20, 21, and 22]. Consider I is any image & $[I]_{3 \times 3}$ is its sub-window, Z_5 is pixel of interest, & $Z_1, Z_2, Z_3, Z_4, Z_6, Z_7, Z_8, Z_9$ are neighboring pixel. Sub-window of image $[I]_{3 \times 3}$ is given in equation 1.

$$[I]_{3 \times 3} = \begin{pmatrix} Z_1 & Z_2 & Z_3 \\ Z_4 & Z_5 & Z_6 \\ Z_7 & Z_8 & Z_9 \end{pmatrix} \quad (1)$$

$$\text{Horizontal Mask} = \begin{pmatrix} -1 & -2 & -1 \\ 0 & 0 & 0 \\ 1 & 2 & 1 \end{pmatrix} \quad (2)$$

$$\text{Vertical Mask} = \begin{pmatrix} -1 & 0 & 1 \\ -2 & 0 & 2 \\ -1 & 0 & 1 \end{pmatrix} \quad (3)$$

Edges are detected by scanning image with sobel mask from left to right by horizontal mask & top to bottom by vertical mask as shown in figure 5. Consider Gradient in horizontal is G_h & vertical direction is G_v .

$$G_h = \begin{pmatrix} -1 & -2 & -1 \\ 0 & 0 & 0 \\ 1 & 2 & 1 \end{pmatrix} * I \quad (4)$$




Figure 5: Scanning of an Image using sobel mask

$$G_v = \begin{pmatrix} -1 & 0 & 1 \\ -2 & 0 & 2 \\ -1 & 0 & 1 \end{pmatrix} * I \quad (5)$$

Where, I is an original image.

Edge strength is equal to magnitude of gradient which is given by equation 6 or equation 7.

$$G = \sqrt[2]{G_h^2 + G_v^2} \quad (6)$$

$$G = |G_h| + |G_v| \quad (7)$$

& edge direction is given by equation 8.

$$\theta = \tan^{-1} \left(\frac{G_v}{G_h} \right) \quad (8)$$

PROPOSED DESIGN APPROACH

According to proposed methodology, MPSoC environment is developed on MicroBlaze soft-core processor & Sobel edge detection algorithm is

implemented on it. To estimate the actual time of processing, software profiling was done. To validate results, same algorithm implemented on single processor based environment & software profiling result of single processor based environment is compared with software profiling result of MPSoC environment. Proposed implementation flow shown in figure 6.




Figure 6: Proposed flow of implementation

VHDL Simulation for Sobel Edge Detection
Algorithm: VHDL is high level descriptive language which describes any digital logic circuit in three ways: structural, behavioral & dataflow [23]. VHDL implementation of sobel edge detection algorithm is efficient approach [24], [25]. HDL Sobel edge detection algorithm is simulated on Xilinx EDK 13.1. Simulation result for sobel operator is shown in figure 7.

Implementation of Sobel Algorithm on Single Processor : Sobel algorithm is implemented on single processor based environment using MicroBlaze soft-core processor on sparten 3e, FPGA board. Xilinx EDK tool based system is developed using serial communication through UART (Universal Asynchronous Receiver Transmitter) as shown in figure 8.




Figure 8: Single processor environment implemented in EDK

Implementation OD Sobel Algorithm on Single Processor : Using ilx ise13.1 based EDK tool dual MicroBlaze based system is developed as shown in figure 9. On a dual processor system, the same algorithm was implemented and both processes are made to work in parallel.



Figure 7: . Simulation result of Sobel operator




Figure 9: Duel-processor environment implemented in EDK

RESULT

For testing edge detection algorithm, original image of SBJITMR shown in figure 10 (a) is used. Figure 10 (b) is grayscale image of SBJITMR. MATLAB simulation result is shown in figure 10 (c). MATLAB simulation of Sobel edge detection algorithm takes 496.22 μ sec. same algorithm is implemented on FPGA using single processor and multiprocessor based environment & results are shown in figure 10(d) & 10(e) respectively.



Figure 10 a. : Original Image SBJITMR



Figure 10 b. : Grayscale image SBJITMR



Figure 10 c. : Sobel Edge Detection SBJITMR using matlab simulation



Figure 10 d. : Sobel Edge Detection SBJITMR on Single Processor



Figure 10 e. : Sobel Edge Detection SBJITMR on Multiprocessor

Software profiling is done for time analysis. Software profiling results for single processor as well as multiprocessor based environment is shown in figure 11 & 12 respectively. Hardware implementation of same algorithm on single processor based environment takes 11.53 μ sec (1.278 μ sec for image display & total 10.246 μ sec for edge detection). Hardware simulations on multiprocessor based environment takes 4.79 μ sec (1.28 μ sec for image display & 3.522 μ sec for edge detection).

Name (location)	Samples	Calls	Time/Call
Summary	208		
ImageDisplay	196		
XUartLite_SendByte	150	1	1.278us
_sfwrite	1		
_sseek	1		
_swrite	5		
_fstat_r	1		
_vfprintf_r	2		
fflush	2		
memchr	3		
memset	1		
outbyte	0	0	
EdgeDetection	16		
Sobel_X	8	1	4.55 us
Sobel_Y	8	1	5.696 us
main	0		

Figure 11: Profiling result for single processor based environment




Figure 12: Profiling result for multiprocessor based environment

Table-1: Comparison of Processing Time

Sr. No.	Implemented Environment	Processing time for edge detection
1	Software Environment through MATLAB simulation with SOBEL edge detection algorithm	496.22 μ sec.
2	Hardware Environment through Single Processor based FPGA with SOBEL edge detection algorithm	11.53 μ sec.
3	Hardware Environment through FPGA based MPSoC with SOBEL edge detection algorithm (proposed)	4.79 μ sec.

From above results we can conclude that multiprocessor environment can save 58.45% of processing time. MPSoC based system is speed optimized as compared to single processor based system.

CONCLUSION

Multiprocessor based environment using MicroBlaze soft-core processor divides certain task into different modules and perform it in parallel way so that computation speed is faster. Therefore, multiprocessor based environment was created using MicroBlaze Soft-Core Processor and SOBEL edge detection algorithm was implemented in it.

Earlier researchers have implemented their work in single processor environment. The proposed work was carried out with multi-processor environment and it validates that the multi processor environment is faster for image processing applications with SOBEL edge detection algorithm and hence can be effectively used for image processing applications.

REFERENCES

- [1] Rajesh Kannan Megalingam, Malavika Karath, Prajitha P and Goutham Pocklassery. (April 4-6, 2019). Computational Analysis between Software and Hardware Implementation of Sobel Edge Detection Algorithm. IEEE, International Conference on Communication and Signal Processing, India
- [2] Jie Jiang, Chang Liu, Sirui Ling. (pp. 787-797, 2015). An FPGA implementation for real-time edge detection. Springer-Verlag Berlin Heidelberg.
- [3] Mohammad I. AlAli, Khaldoun M. Mhaidat, Inad A. Aljarrah. (2013). Implementing image processing algorithms in FPGA hardware. Jordan Conference on Applied Electrical Engineering and Computing Technologies (AEECT), IEEE.
- [4] Sun Jingcheng, Wang Zhengyan, Li Zenggang. (2019). Implementation of Sobel Edge Detection algorithm and VGA display based on FPGA. IEEE 4th Advanced Information Technology, Electronic and Automation Control Conference.
- [5] Yahia Said, Taoufik Saidani, Mohamed Atri. (2014). High-level design for image processing on FPGA using Xilinx AccelDSP. World Congress on Computer Applications and Information Systems (WCCAIS), IEEE.
- [6] Ankita Pujare, Priyanka Sawant, Hema Sharma, Khushboo Pichhode. (2020). Hardware Implementation of Sobel Edge Detection Algorithm. ITM Web of Conferences 32, 03051.
- [7] Wayne Wolf, Ahmed Amine Jerraya, Grant Martin. (2008). Multiprocessor System-on-Chip (MPSoC) Technology. IEEE Transaction on computeraided design of integrated circuits and design.
- [8] Zhuoxuan Shen, Tong Duan, Venkata Dinavah. (2018). Design and Implementation of Real-Time Mpsoc-FPGA-Based Electromagnetic Transient Emulator of CIGRÉ DC Grid for HIL Application. IEEE Power and Energy Technology Systems Journal.
- [9] Raimarius Delgado, Jaeho Park, Byoung Wook Choi. (2019). MPSoC: The Low-cost Approach to Real-time Hardware Simulations for Power and Energy Systems. IFAC-PapersOnLine, Elsevier, Volume 52, Issue 4, 2019, Pages 57-62

- [10] Anderson R. P. Domingues, Darlan A. Jurak, Sergio J. Filho, Alexandre De Moraes Amory. (2020). Integrating an MPSoC to a Robotics Environment. 2019 Latin American Robotics Symposium (LARS), 2019 Brazilian Symposium on Robotics (SBR) and 2019 Workshop on Robotics in Education (WRE), IEEE.
- [11] Vasanth Asokan. (2007). Designing Multiprocessor Systems in Platform Studio. White Paper: Xilinx Platform Studio (XPS). WP262 (v2.0) November 21.
- [12] MicroBlaze Processor Reference Guide, Xilinx, <http://www.xilinx.com>
- [13] EDK Concepts, Tools, and Techniques, Xilinx, <http://www.xilinx.com>
- [14] Dipalaxmi R.Waghule, Dr. Rohini S. Ochawar.(IEEE, 2014).Overview on Edge Detection Methods. International Conference on Electronic Systems, Signal Processing and Computing Technologies.
- [15] M.kalyani, K.Amarnath. (Volume 2, Issue 8, August 2013).Edged Detection Algorithm implemented in Sobel Operator in hardware. International Journal of Application or Innovation in Engineering & Management (IJAIEM),Page 248-253.
- [16] S. Mittal, S Gupta and S. Dasgupta .(June 20-21,2008). FPGA:An efficient And Promising Platform For Real-Time Image Processing Applications. Proceedings of National Conference on Research and Development in Hardware & Systems.
- [17] Z. Guo, W. Xu, and Z. Chai. (pp.169-171,August2010). Image edge detection based on FPGA. In Proceedings of the 9th International Symposium on Distributed Computing and Applications to Business, Engineering andScience,.
- [18] Ankita Pujare, Priyanka Sawant, Hema Sharma, Khushboo Pichhode.(32,03051,2020) Hardware Implementation of Sobel Edge Detection Algorithm. ITM Web of Conferences .
- [19] J.Wu, J. Sun, and W. Liu.(2010). Design and Implementation of Video Image edge Detection System Based on FPGA. In Proceedings of 3rd IEEE International Congress on Image and Signal Processing.
- [20] Sun Jingcheng, Wang Zhengyan, Li Zenggang. (IAEAC 2019).Implementation of Sobel Edge Detection algorithm and VGA display based on FPGA.2019 IEEE 4th Advanced Information Technology, Electronic and Automation Control Conference.
- [21] Dr. R. Menaka, Dr. R. Janarthanan, Dr. K. Deeba.(2020). FPGA implementation of low power and high speed image edge detection algorithm. ELSEVIER, Microprocessors and Microsystems,.
- [22] Z. Guo, W. Xu and Z. Chai. (pp. 169-171, 2010). Image Edge Detection Based on FPGA. In Proceedings of Ninth IEEE International Symposium on Distributed Computing and Applications to Business, Engineering and Science.
- [23] A. Nosrat and Y. S. Kavian.(Vol.47,no.25,pp.1-7,2012).Hardware description of multidirectional fast sobel edge detection processor by VHDL for implementing on FPGA.International Journal of Computer Applications,.
- [24] T. A. Abbasi and M. U. Abbasi.(pp.889-896, 2007).A novel FPGAbased architecture for Sobel edge detection operator.International Journal of Electronics.
- [25] Arash Nosrat, Yousef S Kavian.(Volume 47-No. 25, pp. 1-7, June 2012).Hardware Description of multi-Directional Fast Sobel Edge Detection Processor by VHDL for implementing on FPGA.International Journal of Computer Applications.